Abstract-This paper focuses on a novel method for successive approximation register analog to digital converter control in synchronized phasor measurement units (PMUs). To compensate for the sampling time error caused by the division remainder between the desirable sampling rate and the oscillator frequency, a variable sampling interval control method is presented by interlacing two integers under a proposed criterion. The frequency of the onboard oscillator is monitored in realtime using the pulse per second (PPS) timing reference from global positioning system. The sampling control is adaptively adjusted each second according to the latest estimated oscillator frequency. The "saw tooth" in phasor angle error and DC offset and spikes in frequency error can be effectively eliminated by applying the proposed method. The simulation and experiment results validate the effectiveness and accuracy of the proposed method, which is believed to be able to greatly improve the performance of PPS-disciplined synchronous sampling methods in PMUs.
C37.118.2011, the total vector error (TVE) of phasor measurements should be less than 1% [4] , which requires precise time synchronization. Since Global Positioning System (GPS) can provide theoretical synchronization accuracy better than 100 ns via pulse per second (PPS) signals, it is used for waveform sampling in PMUs [5] . PMUs share a uniform time reference PPS output from GPS receivers, which essentially enables all the PMUs across a wide geographical area to synchronize their clocks [6] .
One critical factor of developing synchronized PMUs is PPS-disciplined analog-to-digital converters (ADCs) sampling control. Since sampling of sigma-delta ADCs are completely controlled by an internal oscillator, which cannot directly be synchronized with the PPS, sigma-delta ADCs are not suitable to synchronous sampling [7] [8] [9] . To cope with this inherent issue of sigma-delta ADCs, field programmable gate array (FPGA) technology is utilized to realize synchronous sampling control [10] . However, the high manufacturing cost of FPGAs impedes its application within PMUs in high volume production [11] . Because successive approximation register (SAR) ADC can be directly controlled by a digital signal processor (DSP) while sigma-delta ADC cannot, SAR ADCs are widely used in PMUs for synchronized measurement [12] . The analog to digital conversion is triggered by a PPS each second and the sampling interval between each PPS is controlled by a timer period register (PRD) in the DSP and its connecting oscillator. The value of the PRD represents the number of timer input clock cycles to count, which can be expressed as N = f osc f s (1) where N is the number of clock pulses between adjacent samples, f osc is the nominal oscillator frequency, and f s is the desirable sampling rate. Ideally the PRD is set to N. However, in practical implementation for DSPs, PRD can only be set as an integer number while N is usually a fractional value. With the limited choice of f osc and integer restriction of PRD, a division remainder inevitably arises, leading to sampling time errors. For example, if 24 samples per cycle is desirable, the sampling rate f s (1440Hz) is unlikely to be divisible by f osc (usually 20 or 30 MHz), which leaves a remainder when choosing N [13] . Furthermore, there is an unintended and generally arbitrary frequency drift from f osc for onboard oscillators, 1949 -3053 c 2016 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
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caused by various factors which are both uncontrollable and unpredictable (e.g., aging, change of temperature or humidity, etc. [14] , [15] ). Since f osc cannot be considered as a fixed number in real applications as the remainder error will compound over time and erode the accuracy of sampling and the corresponding phasor measurements further. Thus, monitoring the actual performance of f osc is a necessity in hardware implementation. This sampling error creates inaccuracy in phasor measurement since it accumulates in one second and is cleared by the arrival of PPS. As a result, it causes the phasor angle drift inside each second and a sudden angle change at the end of each second, which is referred as "saw tooth" shape of phasor angle error.
Furthermore, since frequency is defined as the derivation of angle, the phasor angle error will lead to spikes and DC offset in frequency measurement [16] . Applications in power systems that rely on synchronized measurements may be vulnerable to these measurement errors including 1) state estimation [17] 2) automatic closed-loop control [18] and 3) disturbance event detection [19] [20] [21] .
There are two main options to address this sampling time error. The sampling time error can be corrected by digitally processing the ADC outputs to interpolate the sampling values via oversampling and resampling [22] . The drawbacks of this approach include the additional computation burden and time delay. Alternatively, the sampling intervals could be adjusted to eliminate the sampling error [23] , [24] . This approach is more effective since it improves the sampling accuracy directly. A proper sampling interval control scheme is the key factor for this approach. Unfortunately, neither of these methods can eliminate the sampling time error without knowing the actual oscillator frequency. To resolve this sampling time error, a sampling rate compensation method was used for sampling rate calibration in Frequency Disturbance Recorders (FDRs) [20] . All FDRs are manually calibrated before deployment and the sampling time error is effectively resolved [16] , [24] . However, since the actual oscillator frequency is unknown, it uses the calculated angle to resolve the sampling time error, which is time-consuming and vulnerable to oscillator frequency drift.
The aim of this paper is to provide a novel method for SAR ADC sampling control with PPS synchronization. A variable sampling interval control method is used to compensate the systematic sampling time error. To further improve accuracy of sampling interval control, PPS is used as a reference to monitor the real performance of oscillator frequency each second. The complexity of entire process is low, and will introduce negligible extra computational burden compared to phasor measurement. The accuracy and reliability of sampling control are enhanced via application of the proposed method. Simulation results validate the accuracy and effectiveness of the proposed method. The results from a PMU implementation show that the proposed method can effectively eliminate sampling time error without being affected by oscillator frequency drift and achieve a high phasor measurement accuracy, which indicates that it is a promising method for wide application in synchronized PMUs. The organization of this paper is as follows: In Section II the sampling time error and its impact for PPS-disciplined synchronous sampling method is discussed. Section III presents the new sampling control method. Simulation and implementation results are given and discussed in Section IV. Finally, conclusions are provided in Section V.
II. ANALYSIS OF SAMPLING TIME ERROR AND ITS IMPACTS
The analysis of sampling time error and its impact on the synchronized measurement unit are discussed in this section. First the ideal GPS-disciplined sampling method is introduced. Second, the sampling-time error, which is likely to occur in PMU implementation, and its impacts on measurement are discussed. Third, another inevitable issue, on board oscillator frequency drifts, is presented.
A. GPS-Disciplined Sampling Method
Accurate GPS time information is essential for data synchronization in wide-area deployment of PMUs. By demodulating the GPS signal, GPS receivers can align their time with UTC and then output a high precision PPS signal for synchronization. Waveform sampling by an SAR ADC in synchronized PMUs is triggered by PPSs as illustrated in Fig. 1 , which ensures that the first sample in each second is aligned to the PPS. From the second sample to the last sample between adjacent PPS signals, the sampling interval is controlled by the oscillator frequency and timer in the DSP. From Fig. 1 , the sampling-interval T, which is equal to the reciprocal of f s , is a fixed number with the value in PRD held constant. Ideally the time gap T L between the last sample inside each second and the next PPS signal is equal to T.
B. Sampling-Time Error
In hardware applications, a timer counter register (TCR) is used to count the clock pulses and trigger an interrupt to send a sampling command when the value in the PRD is reached. The interrupt provides timing information to control each sampling interval. In (1), when f osc is not evenly divisible by f s , the fractional part FP of N can be expressed as
where Floor(.) is a function that rounds the input value down to the nearest integer smaller than N. Due to the integer constraint of PRD, it cannot be set to a fractional N. Assuming N L and N H are the nearest integers 
The angle measurement error caused by this error is
where f 0 is the power grid frequency. Assuming the nominal frequency of the crystal oscillator is 200 MHz and f s = 1440 Hz, the time error is 0.44 μs and the corresponding angle error for one sampling point is 1.31 × 10 −3• assuming 60 Hz power grid frequency. Although these errors are seemingly negligible, they will accumulate over each full second, resulting in a cumulative 644 μs time error and 1.88 • angle error.
As frequency can be defined as the derivation of angle [25] , [29] , a sequence of phase angles is usually used to calculate the rate change of angle and frequency. The frequency error can be expressed as
From (5), linear drift of angle error will lead to a DC-offset of frequency measurement.
Assuming PRD is set as N H for sampling interval control, a typical GPS-disciplined sample process is shown in Fig. 2 , where x(k) and x*(k) denote the ideal sampling sequence with N and practical sampling sequence with N H . K is the number of sampling points in one second. x(0) and x*(0) represent the first point triggered by the PPS at the begin of each second, which are overlapped with each other. Because f osc is not an integral multiple of the f s , the actual sampling interval T s is not equal to the desirable sampling interval T, that is, λ (1)_H = T − T s = 0 where λ (1) _H is the sampling error for the second sampling point. The sampling error accumulates each point at a same speed, satisfying the following equation
where k represent the index of the sampling points. T L * is the time interval between the last sampling point in the previous second and the next PPS. The sampling time error is finally accumulated to T L * since PPS signals trigger the first sampling each second and clear the error. Similarly, if N L is selected for PRD, a similar sampling time error occurs with an opposite drift direction, which is illustrated in Fig. 3 . Fig. 4 shows the error of frequency and angle caused by sample time error in Fig. 3 . It can be seen from Fig. 4 (a) that the angle errors for N L and N H drift in opposite directions with slope angle θ 1 and θ 2 , respectively. As a significant time gap exists at the connection of two adjacent seconds, a sudden change in measurement angle is seen. According to frequency estimation algorithm [29] , linear angle drift θ 1 and θ 2 in Fig. 4 (a) will cause constant DC-offsets D1 and D2 in frequency measurement error in Fig. 4 (b) . It is assumed frequency is constant within the computation windows, thus the value of phase angles should be continuous [29] . Therefore, when the sudden angle change at the end of each second is included in the sliding window of phase angle sequences for frequency calculation, irregular frequency spike will be caused by this phase angle discontinuity. The width of the spike is equal to the window length of the phase angles sequences. These abnormalities in both angle and frequency measurements may trigger false detection of a power system event or protection action in some measurement based power grid applications [19] , [20] .
C. Oscillator Frequency Drift
Because of their accessibility and low cost, quartz-based crystals are used as the timing source in most measurement devices [14] . However, f osc is likely to drift from its nominal value at the level of 30 PPM (part per million) [30] due to changes in temperature that alter the piezoelectric effect, problems with voltage regulators which control the bias voltage to the oscillator, component aging, etc. For example, shifts in temperature can increase frequency drift by tens of PPM even within the standard temperature range [15] . As a result, the drift of f osc will affect the sample interval control and introduce the division remainder. For example, assuming that the desirable sampling rate is 1440 Hz and the nominal oscillator frequency is 32.256 MHz, then (1) results in an ideal with no remainder for this hardware configuration. However, if f osc drift is considered, the sampling time error appears again. Fig. 5 shows sampling time error with positive 1 PPM, 10 PPM, and 50 PPM f osc drift. The time error exceeds 0.5 μs for these three conditions, which will cause at least 1.62×10 −3• phasor angle error.
III. PROPOSED SAMPLING METHOD
In this section, a method is introduced to compensate the sampling time error. Since PRD must be set as an integer number while the actual N is a fractional number, N L and N H are alternately selected to approach the true N, based on a proposed criterion. The sampling intervals are varied between the two values to compensate for the sampling time error. In order to fully compensate for the error, oscillator frequency f osc is monitored in real-time using the PPS reference each second.
A. Variable Sampling Interval Control
For a conventional sampling interval control, the time interval for each sample point is fixed. FP can be expressed by θ 1 and θ 2 in Fig. 4(a) .
Assuming FP = 0.5, then |θ 1 |=|θ 2 |. Since the slope of the drift speeds have different signs but the same magnitudes, the sampling time error can be compensated for by evenly alternating between N L and N H for PRD when FP = 0.5, as illustrated in Fig. 6 .
Based on this idea, the variable sampling interval can be achieved by the interval selection of N L and N H . To compensate the sampling time error, the ratio R of the selection N L and N H should be set as
Sometimes R cannot be exactly achieved with a limited number of sampling points. For each sample inside a single second period, either N L or N H is selected to control the sampling intervals based on the following criterion:
where FP is the unique parameter that determines the ratio of N L and N H . v k is a control variable that counts the number of periods where N H has been selected, which can be expressed as
N L and N H are selected proportionally according to (9) and (10) . This two-value variable sampling interval control is able to compensate most of the sampling time error. It should be noted that to optimally balance time error between N L and N H , the use of both N L and N H is distributed across each second based on the criterion as illustrated Fig. 7 . The actual overall ratio R a of the selection N L and N H can be expressed using formula (11) . With a large K for high sample rate, R a converges toward R. Thus, this proposed method has advantages for high sampling rate conditions.
B. Oscillator Frequency Monitor
From the previous analysis, FP can be obtained from (1) and (2) . Ideally, the oscillator frequency f osc equals its nominal value and FP is a constant. Unfortunately, in real application, the frequency of f osc tends to drift, which may consequently impair the accuracy of sampling interval control. Since there is a gap between f osc and its nominal value, it would be helpful to monitor the real performance of f osc and update FP for sampling control. The importance and idea of oscillator frequency monitoring in synchronized measurement devices was first proposed for use in the universal grid analyzer (UGA) [12] . As a PPS signal can achieve an accuracy of 100 ns with stable acquisition of GPS signals, it can be used as a time reference to monitor the onboard oscillator frequency.
Assuming that a y-bit DSP and onboard oscillator with f osc , a timer can be triggered by rising edges of PPS signal to count the number of cycles from an oscillator between two consecutive PPS signals, which is illustrated in Fig. 8 .
The maximum length of the timer is
When t max is less than 1 s, the timer must run continuously, configured to automatic reset and restart mode. The measured actual oscillator frequency can be expressed as where G is the number of times the timer restarts between two adjacent PPS signals. W 1 and W 2 are the values of the timer counter register at the arrival of adjacent PPSs, respectively. f osc can be measured and updated every second in real time, thus eliminating (or greatly reducing) the adverse impact of oscillator frequency drift. Rectified sampling intervals control parameters N (i) and FP can then be calculated via the following formulas
where i denotes the integer time index of the current second.
C. Complete Process for the Proposed Sampling Method
By using the sampling method discussed above, the sampling time error can be resolved effectively. The flowchart of the proposed method for SAR ADC sampling control is presented in Fig. 9 . First, f osc is monitored under a PPS time reference. The interrupt triggered by the PPS is used to issue the first sampling command of each second and to monitor f osc . The FP for the ideal value of N is obtained in the second step. Variable sampling interval control is conducted to compensate sampling time error. No extra hardware is added to the proposed method. The entire process is straightforward and effective without high complexity calculations, thus the computation burden of the sample method is low and negligible compared with typical phasor measurement algorithms in terms of accumulation and multiplication, which is easy to implement in hardware. The new sampling method can be outlined in the following steps.
Step 1: Obtain the actual oscillator frequency, f osc from (13). Step 2: Calculate FP for the ideal value of N from (14) and (15).
Step 3: Initiate the first sampling, triggered by PPS interrupt.
Step 4: Determine the selection of N L or N H for sampling interval control based on the criterion in (9).
Step 5: Update v k using (10), return to Step 4 to complete all the samples inside a one second period.
IV. SIMULATION AND IMPLEMENTATION RESULT
The aim of this section is to validate the proposed method by means of simulation and real implementation.
A. Simulation
To demonstrate the effectiveness of the proposed method, simulations are performed in MATLAB. The desired sampling rate and oscillator frequency are 1440 Hz and 32.11 MHz, respectively. The window length of phase angle for frequency calculation is 144 to balance the tradeoff between the accuracy and speed [29] . From equation (1), the ideal sampling interval N is 22298.61111. As N is a fractional number, N L and N H are 22298 and 22299 respectively. By applying the proposed method, the selection of the first 65 N k in a one second period is shown in Fig. 10. N L and N H are alternatively selected at a ratio R a ≈ 3. To evaluate the performance of the variable sampling method, a parameter PRD (k) that reflects the average PRD for k sampling points is defined as
All PRD (k) in the one second period are illustrated in Fig. 11 . By using this variable sampling scheme, the PRD (k) approaches the ideal N within a short time. Fig. 12 shows the comparison of sampling time error for the fixed and variable sampling methods in a five second. The drifting errors nearly reach 27 μs and -18 μs from fixed use of N H and N L , respectively, where it is removed using the variable sampling method. Fig. 13 shows the comparisons of angle and frequency measurement for these methods. The frequency of the ideal sinusoidal input signal is 60 Hz and the initial angle is 0 • . As can be seen from Fig. 13 (a) , the angle error of the two fixed sampling methods drift with opposite directions, whereas the angle error of the variable sampling method is dramatically reduced. The new method eliminates the noticeable "sawtooth" waveform and the error no longer accumulates over time. There is obvious DC offset and spikes in frequency Fig. 13 (b) , caused by angle drift and sudden changes, respectively. As the sampling time error has been effectively compensated by the new method, frequency and angle error curve of the proposed method presents a straight line without fluctuation.
The comparison of frequency and angle error are also listed in Table I . The accuracy of the variable sampling interval method is obviously improved with respect to both angle and frequency error.
It should be noted that the drift of f osc is considered in this simulation. Due to the f osc drift, sampling time error could not be completely compensated without f osc monitoring and error is in the order of 10 −4 for both angle and frequency. With f osc monitoring and adaptive adjustment, the angle error is reduced from 1.9×10 −3• to 8.5×10 −5• and the frequency error is reduced from 1.5×10 −3 Hz to 9.2×10 −5 Hz for 1 PPM drift.
Nevertheless, there are some practical issues that need to be looked into. Since the resolution of oscillator frequency measurement is the reciprocal of f osc and the measurement time is one second, the f osc drift is not known if the drift value is less than the reciprocal of f osc or the drift duration is less than one second. Also adaptive adjustment of sampling control has maximum one second time delay after the f osc is drifted.
B. Laboratory Experiment
To examine and verify the proposed method, experiments were performed in the Power Information Technology Laboratory at the University of Tennessee, Knoxville. The experiment settings are shown in Fig. 14 . The methods are implemented FDRs [26] , [27] , a single-phase variant of PMUs, with input signals from a Doble F6150 Power System Simulator. These results can be generalized to all other PMUs which rely on PPS signals for synchronization. The Doble power source generates an ideal sinusoidal 120V/60Hz signal, which acts as an accurate and reliable reference for this evaluation. The initial angle is 0 • at each PPS. The output signal from Doble is fed into FDRs directly. The frequency, angle, and amplitude measurement results are extracted from the network TCP/IP data package, time-aligned, and then transmitted to and stored in the FNET/GridEye server at outputting rate 10 Hz [28] . All the FDRs measurement results can be compared with Doble output for accuracy evaluation since both the Doble and FDRs obtain stable GPS signals throughout the test.
In this experiment the SAR ADC is 14-bit AD7865 with a desired sampling rate of 1440 Hz and the DSP is a TMS320LF2407 with a nominal f osc of 30 MHz. According to (1) , N is 288333.333. N L and N H are 28333 and 288334, respectively. The ADC and the DSP use serial peripheral interface (SPI) for data communications. Each conversion is initiated by the DSP. The sampling interval is controlled by the interval timer in DSP. The ADC control is illustrated in Fig. 15 . The criterion to set the PRD between the selection of N H and N L is based on formulas (9) and (10) . Once TCR reaches the value of PRD, it automatically resets to zero and immediately generates high-level voltage for the rectangle waveform. The rising edge of the waveform will trigger the ADC sampling.
Four FDRs are each loaded with a different firmware options: the conventional fixed sampling interval method with PRD = N L , the fixed sampling interval method with PRD = N H , the variable sampling interval method without f osc monitoring, and variable interval method with f osc monitoring. In order to obtain a fair comparison of sampling accuracy, the same typical DFT based phasor measurement algorithm [29] is used in these four FDRs.
Motorola M12+ GPS receiver is used in FDRs to generate PPS signals as timing reference for synchronization. For the real time f osc monitoring, due to hardware errors there is a small time delay for all FDRs that needs to be compensated for in real implementation. For the devices with the same hardware configuration, the time delay can be considered as a constant number. Thus this constant delay parameter D is 
Angle and frequency errors for a five second window are plotted in Fig. 16 . The fluctuation of the angle and frequency measurements is inevitably caused by the hardware resolution limitation, white noise, etc. There is an obvious "saw tooth" component in the angle error of the fixed methods which is effectively eliminated using the variable methods. This is a clear demonstration of the validity of the proposed method. From Fig. 16(b) , the DC offset and large frequency spikes are both removed using the proposed methods. It should be noted that there is a small spike for the variable method without f osc monitoring whereas the frequency for the method with f osc monitoring is smoother. These results prove the efficacy of the proposed method for reducing frequency and angle error.
From Table II , the variable sampling interval method significantly reduces both frequency and angle measurement errors. It can be seen that experiment result errors are 3.25 × 10 −3 Hz for frequency and 1.15×10 −3• for angle, which are larger than the simulation result with 0.12 × 10 −3 Hz and 0.15 ×10 −3• . This can be explained by the hardware resolution limit and GPS signal accuracy because the actual PPS pulse only has an accuracy of up to 100 ns, which is equivalent to 2.2 ×10 −3• for 60 Hz power systems. The TVE (total vector error) in this laboratory experiment, as small as about 0.324% after implementing this adaptive variable sampling method, sufficiently complies with IEEE standard C37.118 [4] , which stipulates that TVE should be less than 1%. It evinces the efficacy of the proposed methods in terms of reducing sampling time error and improving the synchrophasor measurement accuracy.
To further investigate the advantage of f osc monitoring, the proposed method is compared to the compensation method without f osc monitoring. The f osc starts to drift at 1.2 minutes as shown in Fig. 17 , which is caused by the variation of environmental temperature According to the results shown in Fig. 18 , the drift of f osc results in an 0.6 • angle error and 10 mHz frequency error without f osc monitoring while the impact of the f osc drift on measurement accuracy of the proposed method is much smaller. It demonstrates that oscillator frequency drift will no longer adversely affect sampling accuracy for the new method.
As a practical issue, it needs to be mentioned that since the proposed method highly relies on high precision PPS from the GPS receiver as sampling triggering and timing reference for the on board oscillator frequency monitoring, the accuracy of phasor measurement will be reduced when acquisition of GPS signals is unstable or even lost due to uncontrollable and unpredictable factors in actual operation [31] , [32] .
V. CONCLUSION
In this paper, a PPS-disciplined synchronous sampling method is presented to control the SAR ADC, which results in better accuracy for real implementation of PMUs. The proposed method mainly includes two aspects: 1) To compensate the inevitable sampling time error caused by the remainder between sampling rate and oscillator frequency, a variable sampling interval control method is achieved by the alternate use of the two nearest integers based on the proposed criterion. 2) To cope with oscillator frequency drift, oscillator frequency is monitored in real time using a PPS timing reference from GPS signal receivers. The sampling control is adaptively adjusted since the oscillator frequency is updated every second. By applying this new method, the "saw tooth" angle error is eliminated. The DC offset and spikes in frequency error are also effectively removed. As oscillator frequency is monitored under the PPS reference and is updated each second, drift in oscillator frequency will not affect the accuracy of sampling control and phasor measurement. Thus, the sampling time error can be fully compensated. The computation burden of the proposed method is low and no extra hardware is added, making it easy for hardware implementation in real time. The simulations in MATLAB prove the effectiveness of the proposed methods at removing sampling time error and improving both angle and frequency measurement accuracy and laboratory testing explicitly demonstrates the satisfactory performance of the proposed methods in real PMU implementation.
